I. INTRODUCTION pROGRAMMABLE logic arrays (PLA's) provide the Plogic designer with an economical way of realizing combinational switching functions- [1] [2] [3] . The economy is achieved by manufacturing standard "blank" arrays, and, as a final step, "programming" the array to perform a particular set of functions. In some technologies programming is performed by using a custom mask for the final metalization step. Field programmable logic array (FPLA) technologies allow the user to program the array by blowing fusible links within the array. As with any other logic circuit, PLA's must be tested to insure that they operate correctly. Essentially, three different testing schemes are possible. The first is to place special test circuitry on the array [3] . This special circuitry is then enabled by placing voltage levels on inputs and outputs which are beyond normal levels. This method is used to avoid the addition ofpins for testing and checks the presence or absence of connections in the PLA. While this method allows the PLA to be tested quickly, a PLA tested in this way has not been tested under normal operating conditions. Furthermore, after such a PLA is placed in a system it may be difficult to apply the appropriate testing signals which require abnormal signal levels.
A second test method is to exhaustively apply all possible input vectors to the array and check to see if it responds correctly. Exhaustive testing more adequately reflects normal operating conditions, but it has the disadvantage of requiring rather sophisticated high-speed test equipment. While a manufacturer may have such equipment, a user in the field, w-ho often needs to test a PLA, may not. In addition, as PLA technology advances and the number of inputs increases, exhaustive testing will become impractical even with high-speed equipment. Exhaustive testing can also be very difficult in a system environment where other logic typically separates the PLA from the "outside world." Here.
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The third method is to select special test cases and to test the array for these cases only. This third method is the one considered in this paper. It overcomes most ofthe disadvantages of the other two methods, provided the size of the test set is relatively small. To be effective, however, a nonexhaustive test set must detect a large proportion of failures that are likely to occur, and it must be easy to select the set of tests to be used.
The problem of generating small and effective test sets for random (i.e., nonarray) logic has been studied for some time. In most of this paper it is assumed that failures appear as gate input or output lines stuck at logical values [4] . Using this assumption input sequences are generated which detect all (or most) such stuck-at faults [5] .
The problem of generating test sets for PLA's differs from the problem generally considered on two counts. First, the circuit structure is different; PLA's essentially have only two levels of gates. The second and more important difference is that a more general fault model seems necessary because of the way PLA's are fabricated. The usual test generation techniques can be easily modified to take care of the first difference; however, the second requires additional study.
A brief description of PLA structures is presented in Section II, and the proposed fault model is discussed in Section III. The generation of tests which detect modeled faults is the topic of Section IV. Emphasis is placed on generating small -test sets under a single fault assumption. Classes of multiple faults also detected are presented in Section V, and the paper concludes with Section VI.
II. THE STRUCTURE OF PLA's Currently available PLA's typically consist of an input buffer and two arrays, the first of which effectively forms implicants (AND'S) while the second forms logical sums (OR'S) of the implicants. These are the AND array and OR array, respectively. Fig. l(a) shows a two-level AND-OR network to be implemented with a PLA. Fig. l(b) shows such an implementation using a fusible-link FPLA. Here, the AND array is implemented with diodes, and the OR array is implemented with bipolar transistors. An optional output inverter may be implemented in a PLA by using exclusive-OR gates as shown in Fig. l(b [10] . These faults will be called growthfaults. The set ofall single growth faults will be denoted as G. If an AND gate becomes disconnected from an OR gate, this causes an implicant to disappear from the map ofthe function [10] . Hence, this set ofsingle faults is the set of disappearancefaults D. If an input literal becomes incorrectly connected to an AND gate, then the implicant "shrinks." These faults will be the set of shrinkagefaults S. Finally, if an AND gate becomes incorrectly connected to an OR gate, then an implicant appears in the map ofthe affected function. Hence, these will be called appearance faults A.
To make test generation simpler, we use an assumption typically used for stuck-at faults in random logic-only one failure is present at a time. In order to make this assumption more palatable, it will later be shown that important classes of multiple faults are detected by any single fault test set.
Since logical connections will be tested using normal network paths, a test set designed for the proposed fault model will also detect other potential faults. To demonstrate this ability to "cover" other faults, we consider stuck type faults since this is consistent with some known failure mechanisms in semiconductor devices [6] , [7] , and because they have been widely studied.
In terms of an AND-OR equivalent network with optional output inverters, the faults are:
1) input inverters stuck-at-1 and 0, 2) AND gate inputs and outputs stuck-at-i and 0, 3) OR gate inputs and outputs stuck-at-1 and 0, 4) output inverters stuck-at-I and 0.
Using fundamental results concerning fault dominance and equivalence from [8] , [9] , the following theorem can be proved. A proof appears in Appendix I. Theorem 1: A test set-that detects all detectable G, D, S,-and A faults also detects all the detectable stuck-at faults listed above except in PLA's where either of the following conditions holds: 1) some AND gate(s) are redundant; i.e., they can be deleted from the array without affecting the functions realized;
2) if there exists an OR gate output which is normally 1 whenever any AND gate output in the array is 1.
From Theorem 1, we see that a test set for the assumed faults in G, D, S, and A not only detects incorrect connections at programming points, but it also detects all the stuck-at faults most of the time. In addition, improper connections to optional inverters are trivially detected since improperly inverted outputs can be detected by any input vector.
If stuck-at faults are considered to have a significant probability of occurrence, then one can check for the unusual circumstances under which some stuck-at faults may go undetected. Exception 
IV. AN OVERVIEW OF A TEST GENERATION ALGORITHM
We now consider the problem ofgenerating a test set T for the fault set F= G u D u S u A as described in the previous section. Much of the detail of the algorithm is omitted because many of the techniques used (e.g., path sensitization) have already been widely discussed in the literature.
A. Notation
In order to facilitate the description and computer implementation of an algorithm, cubical notation and operations are used [13] [14] [15] . The functions which a PLA realizes can be represented as arrays of cubes. The D array contains n rows corresponding to product terms and l columns corresponding to outputs. Ifd', = 1 then the ith product term is used to form outputj, and if d5 = 0 it does not contribute to output j.
When optional inverters can be connected to outputs of the OR array, the vector E indicates those outputs which are to be complemented. Component e1 = 1 if output i is to be complemented,-and is a 0 otherwise. Whether optional output inversion is permitted will not affect the tests generated. It will only affect the output vectors the PLA produces under given tests.
In the sequel we will use the cubical subsuming relation C and the # and u operations. Their descriptions can be found in Appendix II, as well as in [13] , [15] . 847 We also define an operation which allows us to change particular coordinates in the C and D arrays. C o c, -+ a is an array which is identical to C except that CJ is a, ac {A, 1 2) and 5) can be implemented by simply listing all possible faults initially and "marking" them as they are detected or as they are discovered to be undetectable. The order in which the faults are considered can potentially affect the size ofthe final test set. We have found that, in general, the closer a fault site is to a primary output, the more tests it has. Hence, a useful heuristic for reducing the number of tests is to first consider faults with fewer tests, i.e., S and G faults, then to consider faults with more tests, i.e., D and A faults. We have found this to work well; after tests for G and S faults have been generated, a very large number (if not all) of the D and A faults are detected.
To generate a test for one of the faults in 3), path sensitization [4] is used. To automate this process for the two-level circuits being dealt with, the cubical notation and operators are used.
A modeled fault in a PLA realizing array L = (C, D) results in a PLA that can be described as an array L'. For example, if input xi becomes disconnected from the ith implicant, then L' = (C o cJ -+ x, D). Then, a test can be generated by examining the arrays L and L'.
If a member of G is present, say f, then the array of the faulty PLA is L' =(Co J-+x, D) as explained above. Hence, we say C' = Co C x X. The first phase of path sensitization dictates that inputs should be applied so that the faulty implicant (AND gate) yields a different output under fthan its normal value. The set of input vectors that will do this is c" # c' u c' # c". We observe that c' E cti; hence, c # c'i = 4, and only c" # c' is needed. This is just a single cube which is the same as ci except that its jth coordinate is complemented. Next, the error must be propagated to an output. It can be propagated to the kth output only if d' = 1. Hence, such a k is chosen. Now let F' be an array consisting of all those cP such that dP = 1, and p # i. These represent all the implicants besides the faulty one which are used to form output k.
To propagate the error to output k, a test must cause all these implicants to be 0. Hence, the set oftests for the fault in question is defined by the array (Ci# ci) # # rk, (1) and one of the tests defined by the array should be chosen. If this array is empty, however, another value ofk must be chosen where d' = 1. When all such k have been exhausted, it must be concluded that no test exists. Step 4) of the algorithm outlined above is essentially the opposite of 3), but the concept of path sensitization is still quite useful. An efficient method for determining the faults detected by a test t is to first construct an array L = (C, D2 where C includes all those rows of C which cover t, and D includes the rows of D which cbrrespond to rows in C. After forming L, the columns of D can be examined to determine which outputs are on sensitized paths. For example, a column of all 0's indicates that some OR gate has all 0 inputs. Hence, sensitized paths for A and G faults pass through it.
If the jth output column is all 0's, then the appearance of any implicant in C as an input to thejth OR gate is detected. Step 6) of the algorithm, if it is required, can either be performed as indicated, or it can be performed simultaneously with 3). C. Discussion
The algorithm given here is not the only one, of course. Many variations are possible; two of them will now be briefly discussed.
In order to simplify the implementation of the algorithm, it may be desirable to omit 4) and 5), and simply generate a test for every fault. This will lead to larger test sets, but, as we shall see, the resulting test set would still be relatively small. The advantage is that it would eliminate much of the bookkeeping required by the algorithm.
Some of the computation required by the sharp operation involving the Fr can be eliminated [e.g., (1) ]. This is because a single test for a fault is needed rather than all of them. Hence, in evaluating (1), one can sharp (c" # c') with the first member of F' and stop when one cube is produced. Then this cube can be sharped with the next member of F', and again only the first cube is taken. One continues through the remainder of [k in this manner. If no cube is produced by one of these sharps, it is necessary to backtrack and look for a second cube formed by the previous sharp. If this ends in failure, more backtracking may be necessary. In the worst case, all of the work required by a complete sharping will be necessary. In many cases, however, the partial sharping with backtracking will be successful, thus lowering the average case computational complexity. The disadvantage of this method is that additional bookkeeping and programming are required by the backtrack procedure.
D. Example
We will now generate a test set for a PLA whose L array and E vector are shown below. We will denote a fault by the effects it has on the L array. E. The Size of Test Sets A bound on the size of a test set T generated for the proposed fault model will now be derived. Let m be the number of PLA inputs, n the number ofproduct terms, and I the number of outputs. The largest test set that can be generated is only as large as the number of faults. The maximum number of G faults max I G is m * n. The maximum number of S faults max|S| is 2m * n, max IDI = I -n, and max I A = I * n. However, if an implicant can grow in some coordinate it cannot shrink in the same coordinate, and vice versa. Therefore, max G u SI = 2m * n. Furthermore, if an implicant can disappear, it cannot appear, and vice versa. Hence, max ID u AI = l n. Therefore, max JFI < max IG u SI + max ID u A|= (2m + 1) n, and the largest necessary test set T is such that |TI <(2m+1)*n.
For a PLA with 16 inputs, 48 product terms, and 8 outputs (Signetics 82S 100, for example), Tj < 1920. Exhaustive testing, on the other hand, would require 216 65 000 tests.
The savings is substantial. Since most tests detect several previously undetected faults, and some faults are undetectable, the size of a test set is frequently a small fraction of (2m + 1) * n. In fact, for a realistic PLA, a test set that is less than I of the bound is common. The savings of tests over an exhaustive test set can be measured in orders of magnitude for PLA's of a realistic size.
It should be pointed out, however, that in exchange for the considerable savings in testing time, one gets less testing coverage than with exhaustive testing. That is, some nonmodeled fault may-slip by undetected with the nonexhaustive test set proposed here. For example, some stuck-at faults may not be detected under certain unusual circumstances (see Theorem 1) . Nevertheless, the coverage provided by this test set is good, and provides a practical alternative to exhaustive testing. Proof: A test for any A fault causes the output of the affected OR gate to be a 0 normally, with the output of the appearing implicant being a 1. Consequently, if the implicant appears, the OR gate output changes from 0 to 1. If any additional A faults should occur, they cannot possibly cause the OR gate output to change back to a 0. Hence, any combination of A faults including a single detectable A fault must be detected by T. Now consider a combination of A faults that are detectable, but which contains no detectable single A fault. A test t for the combination must cause at least one OR gate output to be a 0 normally and a 1 under fault. Let OR1 be such a gate, and let A 1 be the subset of A that appears as an implicant of OR1 under the fault. T-hen the test t must also detect the combination of faults A,. Now, let A'1 be the subset of A1 that have implicants that are 1 under the test t. The set of faults A' must be nonempty, and is detected by T also. It should also be clear that any subset of A' is also detected by T, but this contradicts the assumption that no single member of the original combination was detectable. Hence, there cannot be such a detectable combination. D2 Theorem 3: T detects any detectable combination of S faults.
The proof of Theorem 3 is similar to the one for Theorem 2 although slightly more complex, and has consequently been omitted. O Theorems for G and D faults similar to Theorems 2 and 3 do not hold. This is because two or more undetectable faults of these types may be detectable in combination [11] . Any combination of G or -D faults containing at least one detectable single fault is detected by T, however.
In order to guarantee the detection of multiple G and D faults we need to make some assumptions about the detectability of single faults in PLA's. When stuck-at faults are considered in general combinational circuits, it is frequently assumed that all stuck-at faults are detectable; that is, that circuits are irredundant. An undetectable stuck-at fault corresponds to a line ( When programming PLA's, common errors are the making of too many connections or too few. For example, several fuses might not be blown in an FPLA. Such programming errors appear as multiple G and D faults or as multiple S and A faults. Also, the failure mechanisms which lead to G faults and D faults are very similar, while those that lead to S faults and A faults are very similar. Hence, it follows that multiple faults containing only G and D components or faults containing only S and A faults should be more common than other mixtures of faults, and we should be interested in the detection ofmultiple G and D failures and of multiple S and A failures by our single fault test set T.
Theorem 4: In a G-D irredundant -circuit, any detectable combination of G and D faults is detected by T.
Theorem 5: In an S-A irredundant circuit, any detectable combination of S and A faults is detected by T.
The proof to Theorem 4 follows immediately from the well-known result due to Schertz and Metze [12] for stuck-at faults in two-level circuits. That is, in an irredundant two-level circuit, a single stuck-at test set is a multiple stuck-at test set. The proof to Theorem 5 is very similar to the proof of Theorem 4.
As a consequence of Theorems 4 and 5 and the discussion preceding them, we see that the test set we have derived also has value as far as verifying the programming of a PLA. Furthermore, if multiple G and D faults are possible due to multiple programming errors, we should program the PLA to be G-D irredundant to make it easier to verify programming, i.e., the test set T can be used. And a similar statement holds if S and A faults result from programming errors.
VI. SUMMARY AND CONCLUSIONS
In this paper a fault model is formulated to aid in the detection of failures in PLA's. In some respects, it is a generalization of the standard stuck-at model, and existing test generation techniques are easily modified to include it. We believe the fault model is realistic, and at the same time it results in a relatively small number of tests. Test sets generated for the assumed fault model are also shown to detect large classes of multiple faults. This capability makes the test set useful for verifying the programming of a PLA.
Another interesting area of research is the location of faults in a PLA. While recent technological advances have made fault location in random logic less important than it once was, in FPLA's a fault may be "removed" by reprogramming the PLA, either by using unused portions of the PLA, or by correcting programming errors. Therefore, if a fault can be located, the PLA may still be useable.
After this paper was submitted for publication, two other ' papers that discuss the same topic [16] , [17] have appeared. These papers consider test generation for IBM PLA's [2] , which differ from the usual PLA structure in that they have a more general input decoder structure. These papers propose essentially the same fault model as the one here, and show that this fault model yields tests that also detect a wide variety of short circuit faults. This serves as further evidence that the fault model proposed here yields tests that detect a wide variety of possible faults.
APPENDIX I ANALYSIS OF STOCK-AT FAULT COVERAGE
In this appendix we prove Theorem 1, which demonstrates the stuck-at fault coverage of a test set generated for G, D, S, and A faults.
Definition: Two logical faults in a PLA are equivalent ifthe output pattern of the PLA is the same for both faults under all possible input patterns.
Lemma 1: In a two-level AND/OR PLA with optional output inverters:
1) for any AND gate, the input stuck-at-0 and the output stuck-at-0 faults are equivalent.
2) For any OR gate, the input stuck-at-1 and the output stuck-at-1 are equivalent.
3) For any inverter the output stuck-at-I (0) is equivalent to the input stuck-at-0 (1).
4) If an optional inverter is attached to an OR gate output, the input of the inverter stuck-at-1 (0) is equivalent to the OR gate output stuck-at-I (0).
Proof: Immediate from results on fault equivalence in [8] , [9] .^I Now, using the equivalence above and the transitivity of the equivalence relation, we see that each single stuck-at fault is equivalent to at least one of the following: 1) AND gate inputs stuck-at-i; 2) OR gate inputs stuck-at-0;
3) AND gate outputs stuck-at-0; 4) OR gate outputs stuck-at-1; 5) AND gate outputs stuck-at-1; 6) OR gate outputs stuck-at-0; 7) input inverter outputs stuck-at-1; 8) input inverter outputs stuck-at-0.
Lemma 2:
1) Each G fault is equivalent to some AND gate input stuck-at-i and vice versa.
2) Each D fault is equivalent to some OR gate input stuck-at-0 and vice versa.
Proof: See [10] , [18] .
El
In the following Lemmas, recall that an implicant in a PLA is redundant if it can be completely removed from the PLA without changing any of the logic functions realized by the PLA. Let T be any test set that detects all detectable G, D, S, and A faults. Given a list of cubes C, we absorb Cifwe remove all cubes that subsume one or more other cubes in C. If B = {b', b2, * } and C = {c1, c2, * -} are sets of cubes ofthe same number of variables, the union of these arrays B u C is the absorbed set B u C. 
